

# **Intel 300mm Program Briefing May 11, 2001**


**Tom Garrett**

**D1C/300mm Program Manager**

**Technology and Manufacturing Group**

**Hillsboro, Oregon**


# First functioning 0.13 $\mu$ m 300mm wafers



March 2001  
D1C

SRAM  
Test Vehicle

# Wafer Size Transitions






# **Intel's D1C, the world's first 0.13 $\mu$ m 300mm factory, produced its first devices**

- D1C started pilot line operations in Q4'00
- Functioning devices in March 2001
- Production ramp to start in early 2002
- The second 300mm factory, Fab 11X in New Mexico, follows D1C production in 2002
- These 300mm factories will greatly increase Intel's CPU output, while reducing costs and environmental impact

# 0.13 $\mu$ m Process Ramp in 7 Factories




# The Mechanized Factory

- The conversion to 300mm wafers compels a change to fully automated material transport throughout the factory
- The size of the wafer carrier (FOUP\*) necessitates the use of tall (20ft) stockers to conserve space
- A multilevel material transport system using monorails and an overhead vehicle system (OHV) is used to move wafers throughout the factory and deliver direct to tools

\* FOUP- Front Opening Unified POD

# Multilevel AMHS

## New Fab Design





# Intel leads 300mm automation



**Multilevel automated  
material handling system**

**Overhead hoist vehicle (OHV)  
and “FOUP” (wafer box)**



**OHV**


**FOUP**



# The Mechanized Factory

- All tools are designed with mini-environments and common load-port interfaces to facilitate FOUP loading and unloading by the OHV system
- The OHV system allows lots to not only move faster but enable use of narrower bays
- OHV necessitates precise placement of tools
- The D1C factory displays a unique combination of multi-level automation and narrower bays combined with high-precision tool placement


## Mini-Environment and OHV



Components must interoperate


# HVM Layout Differences

200mm



- Manual wip movement and RGV
- Wider bays for MT's.
- WIP racks, workstations in bays

300mm



- 100% OHV automated material handling
- Narrow bays; MT's in the chase.
- Command centers for WIP movement.



# **Intel's 300mm factories will be fully automated in manufacturing**

- **First fully automated material handling system on 300mm**
- **Integrated material scheduling & movement**
- **Fully web-enabled decision support systems**
- **Remote e-diagnostic capability**

# Moore's Law + 300mm Wafers = 4x advantage

- **Moore's Law:**
  - From 0.18  $\mu\text{m}$  to 0.13  $\mu\text{m}$  = 2x output
- **300mm Wafers:**
  - From 200 mm to 300 mm = 2x output
- **Combined output advantage:**
  - 4x output


# 300mm: lowers production cost and environmental impact

- Conversion to 300mm at the 0.13 $\mu$ m technology generation makes it 4X more productive than the previous generation
- All future logic technology development will be on 300mm wafers
- 300mm factories will be the most environmentally effective in the company



# 300mm is environmentally friendly

Estimated 300mm emission/consumption relative to 200mm  
(per IC processed)




# Intel's 300mm Plans

- First 300mm development fab processed first silicon in Q1, 2001
- Conversion process development in 2001
- 0.13 $\mu$ m production ramp on 200mm in 2001, on 300mm in 2002




# 300mm on 0.13 $\mu$ m - Why?





# 300mm Rolls Cost Back

Capital cost  
per unit  
wafer area



# **1/2x transistor cost while doubling its performance**

- **We expect this trend to continue due to:**
  - **Moore's Law**
  - **Bigger wafers**
  - **Fully automated 300-mm factories**
- **This translates to our long-term historic trend of 30% cost reduction per transistor per year**

# Intel's first 300mm technology

	<u>P648</u>	<u>P650</u>	<u>P852</u>	<u>P854</u>	<u>P856</u>	<u>P858</u>	<u>P860/P1260</u>
<b>Production</b>	<b>1989</b>	<b>1991</b>	<b>1993</b>	<b>1995</b>	<b>1997</b>	<b>1999</b>	<b>2001/2002</b>
<b>Generation</b>	1.00	0.80	0.50	0.35	0.25	0.18	0.13 mm
<b>Gate Length</b>	1.00	0.80	0.50	0.35	0.20	0.13	0.07 mm
<b>SRAM Cell</b>	220	111	44	21	10.6	5.6	2.09 mm <sup>2</sup>
<b>Power Supply</b>	5.0	5.0	3.3	2.5	1.8	1.5	1.3 volts
<b># Metal</b>	2	3	4	4	5	6	6 (Copper)

**New generation every 2 years –  
Technology & Manufacturing Leadership**






# Summary

- Intel is the first to demonstrate fully functional circuits on a 0.13 $\mu$ m generation technology on 300mm wafers
- 4X gain in productivity (vs. 200mm, 0.18 $\mu$ m current generation)
- 300mm fabs will be the most productive in the industry in terms of manpower, and manufacturing capacity
- Larger wafers will diminish overall use of resources and wasted material
- All future process technologies, 0.13 $\mu$ m and beyond, will be developed on 300mm wafers

**For more information visit Silicon Showcase at  
[www.intel.com/research/silicon](http://www.intel.com/research/silicon)**

# Appendix

# Intel's Manufacturing Sites






# Ronler Acres Site Introduction

- Site Prep work started in 1994
- D1B Construction/startup Completed 10/96
- RB1 Building Added in 1997
- D1C Construction/startup Completed 3/01
- RP1 Startup Currently in process

# RONLER ACRES SITE BEFORE CONSTRUCTION 1994






# MARCH 1995 D1B






# Ronler Acres 1996





# RONLER ACRES OCTOBER 1997





# Ronler Acres 2001

